



ISSN2321-2152www.ijmece .com Vol 9, Issuse.3 Sep 2021

PMOS BIASEDSENSEAMPLIFER DESIGN WITH LOW POWER AND HIGH PERFORMANCE

D Naresh, ²Y Jalajakshi, ³Ch Ranjith,

Abstract:

Sense amplifiers plays a significant roleintermsofitsrecital,functionalityandreliability of the memory circuits. In this papertwonewcircuitshavebeenproposed.Theproposed circuit is PMOS biased sense amplifier,which provides very high output impedance andhas reduced sense delay and power dissipation.Assuch,theproposedcircuitperformstheidenticaloperationsasthatofconventionalcircuits but with the reduced the sense delay and powerconsumption

The growing gap between the processorand embedded memory speed is a major setbackin the overall performance of electronic systems. Since the sense amplifier (SA) forms an integral part of the read circuitry in both volatile memories, such as SRAM, and non-

volatilememories(NVMs),suchasFLASH,itsperformancehasasignificanteffectontheoverall performance of memory. Access time,offset,power andarea are the four important performance metrics of SA. The memory accesstime and input-offset of SA greatly affect thespeedoftheen tirememory and therefore to patch up the gap between processor and memoryspeed, the SA is required to be fast and efficient. As one SA is employed for each bitline in thememory array, it is required to be compact insize and should have low power

consumption.Furthermorescalingintechnologymakesitdifficulttocontrolthefabricationprocessleadingtovari ationinprocessparameterscausing unpredictability in the performance of SAs. Therefore, it is very important to keep thisaspect in mind while designing and estimatingtheperformance metricsofthe SA

This thesis includes the study of various conventional SA designs in detail so as to have abetter understanding of a basic SA and its operation and thus helping in understanding what problems are faced by definition of the standard staesignersinimplementingthe SA these designs and how problems can betackled.InadditiontotheconventionalSAanalysis, new sense amplifier designs have beenproposedforbothcurrentsensinginFLASH memory and voltage sensing in SRAM. Keepingthevariationinprocessparametersduetoscaling inmind, these proposeddesignshavebeen optimized in terms of access time, offset, powerandarea.

Keywords: Sense Amplifier, High Performance, PMOSBiased

Assistant Professor, Department of ECE, Samskruti College of Engineering and Technology,

, Assistant Professor, Department of ECE, Samskruti College of Engineering and Technology, Assistant Professor, Department of ECE, Samskruti College of Engineering and Technology

1.

2. INTRODUCTION

In any digital logic design memories arethemostimportantblocksinDSP,microproces sors,microcontrollers,andcomputers. Audio players, digital cameras storesthe data in the form of images, audio,

, sense amplifiersare customarily appliedto amplify the very small voltage difference on the bit lines at congruous sense timings . If thesense amplifiers enable signal is asserted early, the

SAcannotamplifytheminuscule

voltagedifference

accurately. The overhead of access time and power consumption is incremented if the SAE is asserted tardy. Consequently, the opti mum timing for SAE is critical for a highspeed and low-power SRAM. The memory cellneed to have a mechanism in order to store datapermanently and alter its contents electrically non-destructiveway.The ina solution is to alterthe threshold voltage of the differentthreshold all so that values mayrepresent differentstatesof the memory. The two basic states of a flashmemory cell are called erased and programmedstates. Anerased cellissignified by al owthreshold value whereas a high threshold valuesignifiesaprogrammedcell.Equation1.1ex pressestherelationbetweenthethresholdvoltage of MOS with the charge stored on thefloatinggate.

WhereKdenotesaconstantwhichdependsongatea ndsubstratematerial,channel

dopingandoxidethickness.Coxdenotesthegate oxide thickness and Q is the charge trappedinto the oxide layer. From the equation it is clearthat the parameter which can be kept in controltoalterthresholdofthedeviceisQwhichden otes the charge trapped in the oxide layer.There are charge injection techniques availabletomovechargesinandoutoftheoxide.An ormal MOS device cannot be used to retain thecharges into its oxide thus the device has beenmodified. A floating gate (FG) device is DMA test mode is used for the video,speechinaflashmemoryshouldhavelesspo werwiththedisplayofmemorycapacityperforma nce on high side on a single chip. Lowsensingdelayandincreasedhighercapacities are required for improved quality of stored data.Inordertoaccomplishthetoweringrateofstag ing

used forthis purpose. FG transistors have the capabilitytoretainchargeintheirfloatinggatefora nextended period even after the power supply isturnedoff.

DuringtheWrite/Programoperation,thec ontrolgateanddrainarebiasedathighvoltage of 12V for the gate and 5 V for the drain(thevoltagesusedforbiasingareusedasconv entionandmayvaryfordifferentmanufacturers), the source but is kept grounded.Underthesecircumstances,averystron gelectric field develops which lets the electronspass from the channel to the floating These electrons gate. overcomethepotentialbarrierposedby the oxide mechanism laver and this is calledHotElectronsInjection.

Due to the presence of a high voltage onthe drain node, the electrons flowing from thesourcetothedraingainenergyduetotheorthogo nal electric field. Due to the presence of high electric fields, electron energy starts to incre aseandthuselectronsareheated, someelectrons high gain energy enough to overcomethebarrierbetweentheoxidelayerandth esiliconconductionband.Thesehotelectronsneed toovercomethebarrierintherightdirection so as to be collected inside the floatinggate. The electrons trapped inside the floatinggate causing the VTH of the flash memory cellto rise. Thus, when a Read operation occurs, thecell appears to be in the switched off state or islogicprogrammed'0', sinceitisunabletoconduct currentduetoitshighVTH.Thuswriting data in a memory cell brings the cellfrom an erased state. which is typically called alogicstate'1',toalogicstate'0'orprogrammedsta te. The time required for this processisty pically in th erangeofmicroseconds.

purpose of connecting the cell terminals directly to the

externalInput/outputpads.Thishelpsincharac terization of the memory, the matrix and the reference cells in particular. It is a difficulttasktofiltertheinterferenceofthemem oryarray. Many incorrect outputs can be obtained to he faults in circuitry if any. For example, if thevoltages are applied in the wrong way or if there is a presence of any voltage spikes or glitches. The possibility of every analyzing each and cellisthereforeavaluableopportunity.Evenas inglecellcanbeanalyzedwiththehelpofDMA thus proving to be a major test mode. TheDMA test mode setup is shown in Fig. 7. It canbe observed from Fig. 7. that in DMA the sense mplifier and the output latch are bypassed such that the drain node of the cellis directly connectedtotheexternalI/Opadwhichisfurtherco nnectedtotheexternalsupply.Thesupply

voltage of this external supply is equal tothat on the drain in case of a read operation.Also, the gate voltage supplied to selected cellsin DMA mode is supplied through an externalpin.Thissetupenablesthemanufactur ertomeasure cell current, transconductance and VTHofcellsundervaryingcondition.

OperatinginDMAmodesoastomeasur ethecellcurrentatdifferentbiasvoltagesis a tedious job. Therefore to increase the speedofthisprocedure,FastDMAorFDMAwa sintroduced. FDMA mode is similar to the readmode but in FDMA mode a constant referencecurrentismaintainedandthecellcurre ntiscompared with it with the help of a sense ampl ifier. Thereference current could be generated in ternallyorcouldbegeneratedexternally with the help of the DMA pin. Thegate voltage could be controlled by an externalI/O pad similar to DMA mode. By varying thiscurrent and gate voltage the cell characteristicsare plot. FDMA has an advantage over DMAbeingfasterduetothereadoperation.

i.LITERATURESURVEY

It is organizedintofivesections.discusses about

few conventional SAdesigns and includes their detailed study. Firstlyintroduces a high speed low offset cross coupledlatchtypecurrentsenseamplifierforNVMappl the Flash ications and memory in particular. The design and its working has been explaine dindetail.thedesignhasbeensimulatedananalyzedbyi ncorporatingVTHvariationsandtheoutputshavebeen presented.Section4discusses about the low offset high speed crosscoupled latch type SA for SRAMapplications, in which offset and sensing delay lowing havebeen achieved using body biasing techniques. Inthis section, the design has been explained indetail, it has been simulatedandanalyzedbyincorporatingMCVTHvari ationsof10mVinallthedevices.Theoutputsfor thissenseamplifierdesignforSRAMhavebeenpresent


ii.EXISTINGSYSTEM

Comparison

ed.

of

differentcurrentmodesenseamplifiersispresented. Inthose circuits, we considered PMOS biased senseamplifiercircuitsasareferencescircuitforpropos ed method by,making some modificationsin it.In this circuit, there exists two differentialamplifier



circuits with current mirrors which ithastobe modified in the proposed circuit

iii.PROPOSEDSYSTEM

Afastaccesstimeandlowpowerdissip ation are achieved with newly developed circuits of sense amplifier for low voltage supply. In the proposed circuit Here minimizing the mirrortransistor so we can have low power dissipation with high performance and less sens edelay.

Fig.1 Existing Sense Amplifier circuit

Fig 2: Proposed Sense Amplifier circuit

CIRCUIT DIAGRAM




Fig 3:PMOSSenseAmplifier

2.WORKINGPRINCIPLE

It has three inputs and two outputs withfive stages. It has Inversion amplifier means itinverse theinputandperformthecircuitandfinaloutput isgivenasinverseoutputforavoidingofconfusion.Sta geshelpforgettinghigh performance with low power

dissipation.ItisthecombinationofPMOSandNMOSt ransistorswhichperformsPMOSasLeadingandNM OSasLagging.

The combination of PMOS and NMOS. When we provide in puts we get diff erent type of outputs (don't care condition) according to in puts provided. When in puts a re

Low,LEDisinOFFstate.WheninputsareHigh,LEDis inONstate.

3.SOFTWARE

DSCHMicrowindisbasicallydigitalsche maticcircuitdesigningsoftware.Thisismicrowin d simulation software which allows theusers to simulate and design integrated circuit atphysical description level. This is user friendlycircuit simulation software and it supported

byhugesymbollibraries.Microwindunifiessche based matic entry. pattern simulator. SPICEextractionofschematic, Verilogextractor, 1 ayoutcompilation, on layout mixed-signal circuit simulation. Microwind software helps todesign various types of logic gates: AND, OR, NOR, NAND. XOR and many advanced designincludedwithhalfadder, fulladder etc.

The DSCH program is a logic editor and simulator. DSCH is used to validate the architec tureofthelogiccircuitbeforethemicroelectronicsd esignisstarted.DSCHprovidesauserfriendlyenvi ronmentforhierarchicallogicdesign, and fastsimu lationwith delay analysis which allows the design andvalidation of complex logic structures. DSCHalso features the symbols, models and assemblysupportfor8051andPIC16F84controlle rs.Designerscancreatelogiccircuitsforinterfacin gwiththesecontrollersandverifysoftwareprogra ms usingDSCH.

In the first part of this article we willdiscuss thebasic logiccircuit.Inthenext partwewillmovetoadvanceddesign.Let'sconside

r 2-input AND gate. Though most of youknowANDgateoperationbutthisarticle istotally introductory level discussion.there is noinput signal so that the output is zero. A HIGHoutput results only if all the inputs to the ANDgate are HIGH If none or not, all inputs to theAND gate are HIGH, a LOW output result.Thefunctioncanbeextendedtoanynu mberofinputs.

- Userfriendlyenvironmentforrapiddesignoflogi ccircuits.
- > Supportshierarchicallogicdesign.
- Addedatoolonfaultanalysisatthegatelevel ofdigital.Faults:Stuck-at-1,stuck-at-0.Thetechniqueallows

injectionofsinglestuck-

atfaultatthenodesofthecircuit.

> Improved interface between DSCH an dWinspice.

> Handlesboth conventional patternbasedlogicsimulationandintuitiveonscree nmouse-drivensimulation.

➤ Built-

inextractorwhichgeneratesaSPICEnetlistf romtheschematicdiagram(Compatible with PSPICETMandWinSpiceTM).

GeneratesaVERILOG description of the schematic for layout conversion.

4.ADVANTAGES, DISADVANTAGES& APPLICATIONS

Thisproposedsenseamplifierwhichisimp lemented in PMOS process can work atvoltageas lowas 1V.

> Astheproposed

SAworksat3.3V,thisdesignhas14% and 63% powerdelayproductImprovementovertheadv ancedcurrentlatchSA and conventional sense a mplifier, respectively.

 Areaisreducedbyminimizingoftransi stors.Sensedelayisalsoreduced

Disadvantages:

> Due to process variations, current mismatchintheevaluationbranchesofthesens eamplifiercircuit,resultinginoperationalfailu res.Sizeofthissenseamplifierarchitectureisla rge.

> The worst power consumption is observed in this type of sense amplifier.

APPLICATION

- > Memoryunits.
- Microprocessors.
- Microcontrollers.
- Computers.

5.RESULT




Fig.4: PMOSsenseAmpliferResult.






Fig.5: Sensing delay vs Different Voltage.

6..CONCLUSION&FUTURESCOPE

Themainaimofthisprojectistoprovidelowpow erdissipationwithhighperformance and less sense delay in memoryunits.

The proposed SA for NVM shows thatcapacitivecouplingwiththeSAinordertoco upletheloadresultsinlowerpowerdissipationd uetoloweringofthecouplingeffectatnodes, also theproposedSAsensesoutputfasteratalowervo ltageoffset.Theproposed SA for SRAM cell shows that whenbody biasing is used in order to strengthen thepositivefeedbackinthecrosscoupledSAtop ology,theSAgivesfasterresultsduetolowering of thresholdvoltages of pulldowns

FutureScope:

It has been established that SAs form anintegralpartofanymemoryandthusany improvement in the speed, yield and offset of th will contribute е SA to significantimprovementintheperform anceofmemorycircuitsandsuchimprovement

swillhelpbridgeupthegapbetweenprocessors peedandmemory.Inthefuturemoresuchtopol

ogiescouldbeexploredandthecurrenttopologiescoul d be analysed for layout work and chip area.Delay

can be further reduced the byimproving circuitdesign.

Affectofprocessvariations and corner

variations theperformance of the on proposed sense amplifiers are not included. So effects of these variation sareremovedbyproperdesignofcircuitsandaccurates imulations. Yieldmeasurementscan bedone.

7.REFERENCES

[1] R. Bez, E. Camerlenghi, A. Modelli and A.Visconti, "IntroductiontoFlashMemory," inProce edingsoftheIEEE,2003.

[2] R. Bez, E. Camerlenghi, A. Modelli and A.Visconti, "IntroductiontoFlashMemory," inProce edingsoftheIEEE,2003.

[3] A. Pavlov and M. Sachedev, CMOS SRAMCircuitDesignandparametrictestinnanoscaledtechnologies, Berlin: Springer-verlag, 2008.

[4] A. A. A. M, "Design and analysis of a highspeedsenseamplifierforsingle-transistornonvolatile ProceedingsGcells," IEEE memory in Circuits, Devices and Systems, 1993.

[5] A. A. A. M, "Design and analysis of a highspeedsenseamplifierforsingle-transistornonvolatile cells," in IEEE ProceedingsGmemory Circuits, Devices and Systems, 1993.

[6] D.J.RennieandM.Sachdev,"SRAMSense

Amplifier". USA Patent US 8536898 B2,17september2013.

[7].B. Azeez, T. Xinghai and J. Meindl, "TheImpactofIntrinsicDeviceFluctuationsonCMO S SRAM Cell Stability," IEEE Journal ofSolid-State Circuits, vol. 36, no. 4, pp. 658-665,2001