



ISSN: 2321-2152

**IJMECE**

*International Journal of modern  
electronics and communication engineering*

E-Mail  
editor.ijmece@gmail.com  
editor@ijmece.com

[www.ijmece.com](http://www.ijmece.com)

## Inductor based quadratic DC converter solidness study

G.Venkateswarlu,Dr.D.V.V.V.CH.Mouli ,Y.Chintu Sagar

**Abstract.** The SLQB converter, which is based on a switched inductor, is described in this work. Studies on the theory of control design are extensive. Analyzing tiny signal dynamics may be done by employing the State-Space Averaging technique for SQB converter closed-loop performance analysis. To design and test the controller, a modified version of Ziegler-Nichols' closed-loop tuning technique is utilized. The theoretically anticipated transfer functions were found to precisely match the results of the Spice circuit simulator. In this collection of DC-DC converters, the SLQB converter's efficiency and adaptability are shown. Matlab was used to conduct open- and closed-loop performance analysis, and graphs were created for each analysis

### INtroduction

Literature on DC-DC converters uses both continuous and discontinuous conduction models. There are several DC-DC converter modeling approaches, such as Mason's gain formula, , PWM switch modeling, CIECA, unified topological approach , alternative PWM switch modeling and signal flow graph modeling [1–9]. The stability of DC-DC converters has been the subject of several investigations. Then, there are a few snags. SSA is a good tool for studying DC-DC converters in dynamic mode. AC and DC transfer

functions may be determined by using the SSA approach.

Many topologies have been developed in the last decade to achieve huge improvements in power flow in both directions. There is no stability analysis done since passive components are more prevalent in many high gain topologies. In this work, a circuit simulator like Pspice is utilized to analyze and validate the performance of a high-gain DC-DC converter via the application of state-space averaging. Once that

<sup>1,3</sup>Assistant Professor, <sup>2</sup>Associate Professor


<sup>1,2,3</sup> Department of Electrical and Electronics Engineering,

<sup>1,2,3</sup> Dr.K.V.Subba Reddy College Of Engineering for Women

is done, Ziegler-Nichols tuning procedures are utilized to attain the KP and KI values for the proposed controller


| Nomenclature                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <ul style="list-style-type: none"> <li>• SL: A reversible inductor,</li> <li>• <math>V_g</math> : Input voltage,</li> <li>• D - Duty cycle,</li> <li>• <math>R_L</math> : Load resistance,</li> <li>• SW : Switch,</li> <li>• <math>f_s</math> : Switching frequency,</li> <li>• <math>V_{L21}</math> : Voltage across inductor <math>L_{21}</math>,</li> </ul> | <ul style="list-style-type: none"> <li>• <math>I_{L1}</math> : a flow of electricity <math>L_1</math>,</li> <li>• <math>I_{L21}</math> : through the inductor's current <math>L_{21}</math>,</li> <li>• <math>V_o</math> : Output voltage,</li> <li>• <math>V_{L1}</math> : Voltage across inductor <math>L_1</math>,</li> <li>• <math>V_C</math> : Voltage across capacitor C,</li> </ul> |

## Proposed Topology




Use of a DC-DC converter is essential here. Figure 1 depicts what happens when a quadratic boost converter is equipped with a Switched Inductor cell and the outcome. Three diodes and two inductors are used to construct the cell's switching inductor ( $L_{21}$

and  $L_{22}$ ) ( $D_3$ ,  $D_4$ , and  $D_5$ ). There are many ways to boost the QB converter's gain. On and off modes of the converter's suggested operation are shown in Figures 2 (a) and 2. (b).



OFF mode.



In [2], the viability of CDTA-based active block current limiters is examined. These approaches may be used to create our own PWL VTCs, as stated in [2]. Current-mode active blocks are demonstrated to be utilised in the production of sinusoids on CDTA [3] and [4], as well as OTRA [5, 6, and 7]. They depend on harmonic techniques at high frequencies, which are notoriously unstable. [4]'s solution is similarly impractical because of the present inputs.

OTRA active block may be used in this work to provide the advantages of

**Tab. 2:** SLQB converter time domain analysis.

| Function of transferring data between input and output | Poles                                | Zeros           | Standard for time-domain data                                  |
|--------------------------------------------------------|--------------------------------------|-----------------|----------------------------------------------------------------|
| The transfer function is open loop.                    | $-3.27 \cdot 10^3 + i2.3 \cdot 10^4$ | NIL             | Overshoot = 71 %, Rise time = 0.04 ms, Settling time = 6.6 ms. |
|                                                        | $-3.27 \cdot 10^3 - i2.3 \cdot 10^4$ |                 |                                                                |
|                                                        | $1.1 \cdot 10^3 + i4.61 \cdot 10^4$  |                 |                                                                |
|                                                        | $1.1 \cdot 10^3 - i4.61 \cdot 10^4$  |                 |                                                                |
| PI controller transfer function in closed loop         | $-308 + i5.69 \cdot 10^4$            | $-1 \cdot 10^4$ | Overshoot = 0 %, Rise time = 2.3 ms, Settling time = 4.3 ms.   |
|                                                        | $-308 - i5.69 \cdot 10^4$            |                 |                                                                |
|                                                        | $-1.41 \cdot 10^3 + i2 \cdot 10^4$   |                 |                                                                |
|                                                        | $-1.41 \cdot 10^3 - i2 \cdot 10^4$   |                 |                                                                |
|                                                        | -915                                 |                 |                                                                |

**Tab. 3:** [11] Evaluation of the SLQB vs. hybrid POEL converter.

| Parameter             | SLQB converter             | Hybrid POEL converter with the basic SI cell [11] | Hybrid POEL converter with the self-lift SI cell [11] | Hybrid POEL converter with the double self-lift SI cell [11] |
|-----------------------|----------------------------|---------------------------------------------------|-------------------------------------------------------|--------------------------------------------------------------|
| Voltage gain          | $\frac{1+D}{[1-D]^2}$      | $\frac{D+D}{1-D}$                                 | $\frac{2D}{1-D}$                                      | $\frac{3D-D^2}{1-D}$                                         |
| Switch voltage stress | $\frac{[1+D]V_g}{[1-D]^2}$ | $\frac{[1+D]V_g}{1-D}$                            | $\frac{2V_g}{1-D}$                                    | $\frac{[3-D]V_g}{1-D}$                                       |

current-mode processing for any required PWL VTC generation. [3] In cases when voltage-mode active blocks and harmonics fail, high-frequency sinusoid generation is investigated. Simulated results are shown for each circuit.

In the analog multiplexer created via transmission, digital logic is used to regulate the output. The VTC Generator's output is routed via the multiplexer depending on the digital control logic of the system. The converters' passive components are intended to provide 60 kHz switching frequency and 40 W, 96 V output voltage.

|                  |   |   |   |   |
|------------------|---|---|---|---|
| No. of switch    | 1 | 1 | 1 | 2 |
| No. of diode     | 6 | 4 | 5 | 5 |
| No. of inductor  | 3 | 3 | 3 | 3 |
| No. of capacitor | 2 | 2 | 3 | 4 |

## Simulated Results of the Proposed Converter

In order to see how the circuit would behave if the component values changed, we used Monte-Carlo Analysis. With a notional value tolerance of 10%, the resistors were shifted about. For this experiment, 500 samples were analyzed. This shows that our circuit has a very low sensitivity to changes in passive component parameters, since over 83% of the samples passed Monte-Carlo simulations with just a 5 percent mismatch.

With a 5 percent tolerance and a 5 percent mismatch pass mark, a Monte-Carlo analysis of the MOSFET Width parameter (W) was also conducted, with over 70% of the samples passing. Changes in the VCO's frequency are seen in the waveform as a result of adjusting the W. Aside from that, the OTRA Gain has also been altered, resulting in the mismatch.

There were tests to see how the circuit would react to parasitic components. There was an 83 fF input capacitance for the inverter, whereas a 104 fF input capacitance was used for the

NOR gate. As can be shown from [28], the OTRA works effectively at frequencies far higher than those employed to generate the sinusoid in this study for the low gain situation. Parasites have no impact on our job because of this. The OTRA's o/p capacitance was discovered to be 3.04 pF, which is substantially higher than the Digital Logic's, and as a result, the OTRA will be the dominant parasitic effect.

### Conclusion

According to the design requirements described in Equations (2) and Eq. (3), linear VTC generators with positive and negative slopes using OTRA may be constructed to generate any linear curve (4). (3). PWL VTC transforms a triangle wave into a sinusoid using three distinct voltage-controlled oscillators (VTCs).

Tower Jazz 180 nm technology node simulation results have been published for all circuits suggested by Cadence Virtuoso. VTC generators were shown to be very tolerant to process corners and temperature changes

throughout testing. Incredibly comparable to the original sine wave spectrogram, the frequency spectrum of a manufactured sinusoid was discovered.

Using the State-Space averaging technique, the converter's stability is evaluated. Closed-loop systems using PI controllers do quite well in terms of reaction time. The nL5 simulator and Matlab software are used in the simulation. This technique may be employed when harmonic oscillator methods and other voltage mode active block based circuits fail to create high-frequency sinusoids. Using nL5, the circuit may be simulated, and the results match those from the steady-state investigation. With Matlab, we can get the time-domain response and compare it to the results of State-Space averaging. We may verify the transfer function's validity with the assistance of Spice's Bode diagram.

Analyses of the DC-DC converter in steady state and dynamic mode are carried out. Finally, simulation data is utilized to validate the theoretical conclusions.

## References

1. DIJK, E. V., H. J. N. SPRUIJT, D. M. O'SULLIVAN and J. B. KLAASSENS. PWM- Switch

- modeling of DC-DC Converters. *IEEE Transactions on Power electronics*. 1995, vol. 10, no. 6, pp. 659–665. ISSN 0885-8993. DOI: 10.1109/63.471285.
2. CHETTY, P. R. K. Current Injected Equivalent Circuit Approach to Modeling Switching DC-DC Converters. *IEEE Transactions on Aerospace and Electronic Systems*. 1981, vol. AES-17, no. 6, pp. 802–808. ISSN 0018-9251. DOI: 10.1109/TAES.1981.309131.
3. CHETTY, P. R. K. Current Injected Equivalent Circuit Approach to Modeling Switching DC-DC Converters in discontinuous inductor conduction mode. *IEEE Transactions on industrial electronics*. 1982, vol. IE-29, no. 3, pp 230–234. ISSN 0278-0046. DOI: 10.1109/TIE.1982.356670.
4. WONG, L. K. and T. K. MAN. Small signal modeling of open-loop SEPIC converters. *IET Power Electronics*. 2010. vol. 3, no. 6, pp. 858–868. ISSN 1755-4535. DOI: 10.1049/iet-pel.2009.0300.
5. NGO, K. D. T. Alternate form of the PWM switch model. *IEEE Transactions on Aerospace and Electronic system*. 1999, vol. 3, no. 6, pp 1283–1292. ISSN 1755-4535. DOI: 10.1109/7.805445.
6. CHEN, J. and K. D. T. NGO. Alternate forms of the PWM switch model in discontinuous conduction mode. *IEEE Transactions on Aerospace and Electronic Systems*. 2001, vol. 37, no. 2, pp. 754–758. ISSN 0018-9251. DOI:

- 10.1109/7.937489.
7. PIETKIEWICZ, A. and D. TOLLIK. Unified Topological Modeling Method Of Switching DC-DC Converters In Duty-Ratio Programmed Mode. *IEEE Transactions On Power Electronics*. 1987, vol. Pe-2, no. 3, pp. 218–226. ISSN 0885-8993. DOI: 10.1109/TPEL.1987.4766362.
  8. VEERACHARY, M. General rules for signal flow graph modeling and analysis of dc-dc converters. *IEEE Transactions on Aerospace and Electronic Systems*. 2004, vol. 40, no. 1, pp. 259–271. ISSN 0018- 9281. DOI: 10.1109/TAES.2004.1292158.
  9. VEERACHARY, M. Signal flow graph modelling of multi-state boost DC-DC converters. *IEE Proceedings - Electric Power Applications*. 2004, vol. 151, no. 5, pp. 583–589. ISSN 1350-2352. DOI: 10.1049/ip-epa:20040680.
  10. AROUDI, A. E., D. GIAOURIS, H. H.-C. IU and
    - a. A. HISKENS. A Review on Stability Analysis Methods for Switching Mode Power Converters. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*. 2015, vol. 5, no. 3, pp 302–315. ISSN 2156-3357. DOI: 10.1109/JET-CAS.2015.2462013.
  11. JIAO, Y., F. L. LUO and M. ZHU. Voltage-lift-type switched-inductor cells for enhancing DC-DC boost ability: principles and integrations in Luo converter. *IET Power Electron*. 2011, vol. 4, iss. 1, pp. 131–142. ISSN 1755-4535. DOI: 10.1049/iet-pel.2010.0021.
  12. FFmpeg tool. In: *FFmpeg* [online]. 2017. Available at: <https://www.ffmpeg.org/>.